Reliable low thermal resistance package for high power flip clip ICs
US5585671A · kind A · utility
Inventors
Key dates
| Filing date | Oct 7, 1994 |
| Grant date | Dec 17, 1996 |
| Priority date | — |
| Expiry date | Oct 7, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2224/73253
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A flip-chip IC package (10) provides a thermally-conductive lid (20) attached to a backside of the chip (12) by a die attach layer (18) of a predetermined thickness range. A rim (22), preferably KOVAR iron-nickel alloy, is formed on the lid (20) with a depth (44) less than a sum (42) of a thickness of the chip, the interconnects (16), and a minimum final thickness (40) of the die attach layer (18) by a predetermined margin (46). An initial thickness of thermally-filled epoxy is applied to the backside of the chip and a layer of lid attach epoxy (24) is applied to the rim of the lid in a thickness sufficient to span the predetermined margin. The lid is floated on the die attach layer (18) with the rim of the lid surrounding the chip and floating on the lid attach material. The lid is clamped against the chip with a force sufficient to compress the die attach material to a predetermined thickness in a range less than the initial thickness and not less than the minimum final thickness (40). An oxide layer, such as an iron or iron-alloy oxide layer, is formed on the bottom surface of the rim. A spacer is placed on the backside of the chip within the die attach material (18), to define …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.