Circuit for generating a demand-based gated clock
US5598112A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 26, 1995 |
| Grant date | Jan 28, 1997 |
| Priority date | — |
| Expiry date | May 26, 2015 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K5/135
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A demand-based clocking circuit generates a demand-based gated clock signal. A latch circuit data input receives an enable signal. A clock input receives a first periodic input clock signal. A latch circuit data output provides a shifted enable signal that transitions from an inactive logic state to an active logic state on the first transition of the first input clock signal from the first to the second logic state after the enable signal transitions from the inactive to the active logic state. The shifted enable signal transitions from the active to the inactive logic state on the first transition of the first input clock signal from the first to the second logic state after the enable signal transitions from the active to the inactive logic state. A logic circuit provides the gated clock signal such that the gated clock signal transitions from the inactive to the active logic state on the first transition of a second input clock signal from the first to the second logic state after the shifted enable signal transitions from the inactive to the active logic state, and that transitions from the active to the inactive logic state on the transition of the shifted enable signal from …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.