Conditional wait state generator circuit
US5598556A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 7, 1995 |
| Grant date | Jan 28, 1997 |
| Priority date | — |
| Expiry date | Dec 7, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2201/88
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A conditional wait state generator is interposed into the timing circuitry of a processor. The conditional wait state generator provides for analysis of a selected cycle type and for selection of the latency or number of wait states that is imposed during processor execution for that selected cycle type. In accordance with another aspect of the conditional wait state generator, a method of analyzing processor performance under specific operating conditions involves selection of a particular cycle type for testing and selection of a number of wait states that is imposed on processor operations for the selected cycle type and not for other cycle types. A conditional wait state generator is interposed into the timing circuitry of a processor and thereby imposes the selected conditions on the processor for analysis.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.