Packaging multi-chip modules without wire-bond interconnection
US5608262A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 24, 1995 |
| Grant date | Mar 4, 1997 |
| Priority date | — |
| Expiry date | Feb 24, 2015 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/19041
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
Described is a novel packaging of MCM tiles without wire-bond interconnections and in a total thickness which is reduced relative to conventional MCM packaging. The MCM tile includes a substrate with a plurality of peripheral metallizations and at least one chip flip-chip mounted on the substrate. The PWB is provided with an aperture which is smaller than the size of the silicon substrate but larger than the outside dimensions of the mounted chips. The substrate is positioned on the PWB so that its ends overlap areas of the PWB adjacent the aperture and the chips fit into the aperture. Peripheral metallizations on the substrate are interconnected to metallizations on the PWB by either solder reflow technology or conductive adhesive technology.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.