Method and apparatus for masters to command a slave whether to transfer data in a sequential or non-sequential burst order
US5640517A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 26, 1996 |
| Grant date | Jun 17, 1997 |
| Priority date | — |
| Expiry date | Feb 26, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/28
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A bus with selective burst ordering enables the implementation of computer systems that incorporate bus masters (e.g., processors, DMA controllers, LAN controllers, etc.) with dissimilar burst orders. The same bus supports devices which require or prefer differing burst orders for high bandwidth data transfers. Selective burst order is enabled through the use of a bus line which may be asserted by the current bus master. By asserting the corresponding signal, a current bus master indicates that sequential (rather than non-sequential) burst order will be used for data transfer. Specialized burst address generation logic enables a bus slave to generate, in the selected burst order, the low order bits of memory addresses for the data words implicitly addressed during a burst transfer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.