Frequency driven layout system and method for field programmable gate arrays
US5648913A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 6, 1995 |
| Grant date | Jul 15, 1997 |
| Priority date | — |
| Expiry date | Feb 6, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2119/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A device independent, frequency driven layout system and method for field programmable gate arrays ("FPGA") which allow for a circuit designer to specify the desired operating frequencies of clock signals in a given design to the automatic layout system to generate, if possible, a physical FPGA layout which will allow the targeted FPGA device to operate at the specified frequencies. Actual net, path and skew requirements are automatically generated and fed to the place and route tools. The system and method of the present invention evaluates the frequency constraints, determines what delay ranges are acceptable for each electrical connection and targets those ranges throughout the layout.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.