Memory device with a phase locked loop circuitry
US5657481A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 15, 1996 |
| Grant date | Aug 12, 1997 |
| Priority date | — |
| Expiry date | Nov 15, 2016 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02D10/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A clock signal generation apparatus for a memory device of a data processing system is described for generating an internal clock signal for the memory device that is synchronized with an external clock signal. The data processing system includes a transmission line for transmitting a global clock signal to the memory device. A first receiving circuit is coupled to a first point of the transmission line for receiving the global clock signal at the first point and for generating a first local clock signal. A first delay circuitry delays the first local clock signal to be a first delayed clock signal such that the first delayed local clock signal is synchronized with the global clock signal received at the first point of the transmission line. The first delay circuitry provides a first variable delay to the first delayed local clock signal. A second receiving circuit is coupled to the second point of the transmission line for receiving the global clock signal at the second point and for generating a second local clock signal. A second delay circuitry delays the second local clock signal to be a second delayed clock signal such that the second delayed local clock signal is synchronize…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.