Memory subsystem wherein a single processor chip controls multiple cache memory chips
US5678020A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 25, 1996 |
| Grant date | Oct 14, 1997 |
| Priority date | — |
| Expiry date | Nov 25, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0831
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory subsystem and method for controlling an integrated circuit (IC) die with another IC die, and a computer system for use with the memory subsystem. The computer system uses a processor die to control the operation of a cache memory die. A dedicated interface is couple between the processor die and the auxiliary memory die to transfer information between the processor die and the auxiliary memory die. The processor die controls the auxiliary memory die using at least one micro-operation code transfer to the auxiliary memory die on a portion of the interface to specify at least one operation. The auxiliary memory die includes control logic that performs the operation and response to the micro-operation code. In this manner, the processor die controls the auxiliary memory die using the interface and the micro-operation code. The processor die and the cache memory die are contained in a single integrated circuit chip.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.