Pattern generator in semiconductor test system
US5682390A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 23, 1995 |
| Grant date | Oct 28, 1997 |
| Priority date | — |
| Expiry date | Aug 23, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/31926
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A semiconductor test system is to realize a pattern generation that makes possible to test memory devices having arbitrary cycle latency operations when using multiple pattern generators. A cycle shift circuit that outputs a delayed expected value signal by shifting the expected value by one cycle with the operating period of the pattern generator is arranged. A N to 1 selector that selects an arbitrary signal from the expected value signal output by the multiple pattern generators including itself and the delayed expected value signal output by the multiple pattern generators excluding itself is arranged. A cycle shift section is arranged for the output selected by the selector. An arbitrary cycle shift can be generated by the expected value pattern using the above multiple pattern generators. In further aspect, a semiconductor test system includes a pattern generator having a pattern generation section that generates the driver pattern and expected value signal and a cycle shift section that shifts the expected value signal, a waveform shaper that outputs the driver waveform to the memory using a clock signal, and multiple phase converters that generate the expected value pattern…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.