Method and apparatus for bursting operand transfers during dynamic bus sizing
US5689659A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 30, 1995 |
| Grant date | Nov 18, 1997 |
| Priority date | — |
| Expiry date | Oct 30, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/4018
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A data processing system (10) having a bus controller (5) that uses a communication bus (22) which adapts to various system resources (7) and is capable of burst transfers. In one embodiment, the processor core (2) and system resources (7) supply control signals supplying required parameters of the next transfer. The bus controller is capable of transferring operands and/or instructions in incremental bursts from these system resources. Each transfer data burst has an associated unique access address where successive bytes of data are associated with sequential addresses and the burst increment equals the data port size. The burst capability is dependent on the ability of system resource (7) to burst data and can be inhibited with a transfer burst inhibit signal. The length of the desired data is controlled by a sizing signal from the core (2) or from cache and the increment size is supplied by the resource (7).
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.