Method for ensuring cycle ordering requirements within a hierarchical bus system including split-transaction buses
US5701422A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 13, 1995 |
| Grant date | Dec 23, 1997 |
| Priority date | — |
| Expiry date | Dec 13, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0815
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A mechanism for ensuring coherency between a system memory and a cache memory within a processing system including a first split transaction bus, the system memory being connected to the first split transaction bus; a second split transaction bus; a bus agent including the cache memory connected to the second split transaction bus, and a bus interface unit connecting the first and second split transaction busses for transferring bus cycles between the first and second split-transaction busses. The mechanism records bus cycles, such as read cycles, write cycles and cache line invalidate cycles, directed from the first split transaction bus to the second split transaction bus into a transaction queue within the bus interface unit, and sequentially transfers these cycles to the second split transaction bus in the order in which these cycles are recorded into the queue. In another embodiment of the invention, implemented in a system which utilizes a write post negation procedure for to indicate write completion, only read and invalidate cycles received from the first split transaction bus are placed within an ordering queue, while write cycles received from the first split transaction …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.