Multiprocessor system having a processor invalidating operand cache when lock-accessing
US5740401A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 26, 1993 |
| Grant date | Apr 14, 1998 |
| Priority date | — |
| Expiry date | Jan 26, 2013 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/1466
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A multiprocessor system includes an address bus 170, a data bus 180, processors 110 and 120, access queues 135 and 145, shared memories 130 and 140, and lock control circuits 500 and 510. Particularly, a lock-in indicative flag register 501 is provided in the lock control circuit 500. While an operand cache 112 in one processor 110 is making a lock access to a predetermined address of the shared memory 130, the flag register 501 is set on the basis of a lock command signal 260 so that an access of an instruction cache 122 in another processor 120 to the predetermined address of the shared memory 130 is prohibited but an access to a different address is permitted at the time of the lock access. After the lock access is released, the lock control circuit 500 accepts an access to the predetermined address.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.