Sense amplifier circuit for detecting degradation of digit lines and method thereof
US5742549A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 24, 1997 |
| Grant date | Apr 21, 1998 |
| Priority date | — |
| Expiry date | Mar 24, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/401
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
To permit effective testing of a sense amplifier circuit, the sense amplifier is designed to be responsive to data stored in a selected memory cell in a controlled test mode. The sense amplifier circuit includes a pull-down circuit having delay circuit to receive and respond to a control signal which indicates whether the sensing circuit is to operate in test mode or normal mode. The sense amplifier circuit also includes an output circuit which is configured and arranged to generate a reference signal corresponding to the data stored in a selected memory cell. To permit sufficient time to test the circuit for correct data values at the output signal, the reference signal is delayed in response to the control signal indicating that the sensing circuit is to operate in test mode.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.