Semiconductor package having a eutectic bonding layer
US5760473A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 25, 1996 |
| Grant date | Jun 2, 1998 |
| Priority date | — |
| Expiry date | Jun 25, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/16152
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A package for a backside-ground high power transistor comprises a metal base, a flat insulator layer on the base defining a window for receiving the transistor and a pair of flat metal layer bonded to the upper surface of the insulator layer, the flat metal layers serving as electrical leads for connection to the collector and drain of the transistor received therein. A method for bonding a ceramic to a metal is also provided by the present invention. The method comprises the steps of contacting eutectic-forming layers on a common shim structure with ceramics and metals, heating the eutectic-forming layers to a temperature that is greater than the melting temperature of the eutectic-forming layers, and allowing the eutectic-forming layers to solidify, thereby bonding the ceramic to the metal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.