Method and system of addressing which minimize memory utilized to store logical addresses by storing high order bits within a register
US5765221A · kind A · utility
Assignees
Inventors
Key dates
| Filing date | Dec 16, 1996 |
| Grant date | Jun 9, 1998 |
| Priority date | — |
| Expiry date | Dec 16, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3802
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An improved method of addressing within a pipelined processor having an address bit width of m+n bits is disclosed, which includes storing m high order bits corresponding to a first range of addresses, which encompasses a selected plurality of data executing within the pipelined processor. The n low order bits of addresses associated with each of the selected plurality of data are also stored. After determining the address of a subsequent datum to be executed within the processor, the subsequent datum is fetched. In response to fetching a subsequent datum having an address outside of the first range of addresses, a status register is set to a first of two states to indicate that an update to the first address register is required. In response to the status register being set to the second of the two states, the subsequent datum is dispatched for execution within the pipelined processor. The n low order bits of the subsequent datum are then stored, such that memory required to store addresses of instructions executing within the pipelined processor is thereby decreased.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.