Low power, high performance junction transistor
US5773863A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 18, 1994 |
| Grant date | Jun 30, 1998 |
| Priority date | — |
| Expiry date | Aug 18, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/601
Abstract
An improved junction transistor requiring low power and having high performance is described. The transistor includes a substrate, a well region of a first conductivity type, and source and drain regions of a second conductivity type separated by a channel region. The transistor further includes a gate region positioned on the surface of the substrate over the channel region, and a buried region of the first conductivity type is positioned within the well region and below the surface of the substrate. The buried region has a dopant concentration of the first conductivity type sufficiently high to slow the growth of source-drain depletion regions and diminish the likelihood of punch through. The buried region may take the form of a buried electrode region or a retrograde well in alternate embodiments. The device is characterized by a gate threshold voltage of at most about 150 mV which can be electrically adjusted using back biasing or floating gate techniques.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.