Method and structure for performing pipeline burst accesses in a semiconductor memory
US5784705A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jul 15, 1996 |
| Grant date | Jul 21, 1998 |
| Priority date | — |
| Expiry date | Jul 15, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/1039
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and structure for implementing pipeline burst read and write operations in a semiconductor memory having a memory cycle time substantially longer than its I/O data cycle-time. The memory system includes a read buffer which stores all data required for a read burst transaction. All read burst data is loaded from the memory to the read buffer at the beginning of each burst read access. The memory is then isolated from the read buffer and prepared to perform the next burst access. During this time, the read data values are provided to the I/O device from the read buffer. A double-buffering technique provides gap-less output data for consecutive pipeline-burst read transactions. The memory system uses a two-entry write buffer in a first in, first out manner for pipeline-burst write operations. Each write buffer entry stores data for an entire burst transaction and a corresponding address. The first entry stores the data and address for a current write transaction and the second entry stores the data and address for a previous write transaction. The first and second entries are isolated to allow the second entry to provide its data and address to the memory while the first entr…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.