Decoder circuit having a predecoder acitivated by a reset signal
US5790470A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jan 17, 1997 |
| Grant date | Aug 4, 1998 |
| Priority date | — |
| Expiry date | Jan 17, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C8/10
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A decoder circuit prevented from multi-selection is disclosed. The decoder circuit has a pulse generator receiving an external clock signal and outputting a reset signal in response to the external clock signal, address counters receiving the external clock signal and outputting address count signals and address buffers coupled to the address counters respectively. Each of the address buffers receives an external address signal and the address count signal and outputs an internal address signal. The decoder circuit further has address predecoders coupled to the pulse generator and said address buffers. Each of the address predecoders decodes the internal address signals to output a predecode signal in response to the reset signal. The decoder circuit further has an address decoder coupled to the address predecoders. The address decoder decodes the predecode signals to output decode signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.