Programmable address decoder for programmable logic device
US5821772A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 7, 1996 |
| Grant date | Oct 13, 1998 |
| Priority date | — |
| Expiry date | Aug 7, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/1776
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
For an FPGA having a configuration memory arranged in rows and columns, a programmable address decoder with a counter selects the order in which columns of memory cells will be programmed and selects which columns of memory cells are programmed. The decoder structure addresses a particular column only when an address provided by the counter matches an address in the memory cells of the decoder for that column. Bitstreams intended for older devices can be successfully loaded into newer devices. Bitstreams developed for future devices with additional features can be loaded into devices with fewer features, and the additional features are not used. The counter can be set to count not in sequential order so that if extra columns are provided, a defective column of the FPGA controlled by a corresponding column of configuration memory cells can be bypassed.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.