Patent · US Expired

Computer system having a multimedia bus and comprising a centralized I/O processor which performs intelligent byte slicing

US5872942A · kind A · utility

10Cited by
5References
25Claims
0Family size

Assignee

Inventors

Key dates

Filing dateSep 10, 1997
Grant dateFeb 16, 1999
Priority date
Expiry dateSep 10, 2017

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG06F13/4027
  • WIPO fieldAudio-visual technology
  • WIPO sectorElectrical engineering

Abstract

A computer system optimized for real-time applications which provides increased performance over current computer architectures. The system includes a standard local system bus or expansion bus, such as the PCI bus, and also includes a dedicated real-time bus or multimedia bus. Various multimedia devices are coupled to one or more of the expansion bus and/or the multimedia bus. The computer system includes byte slicing logic coupled to one or more of the expansion bus and/or the multimedia bus which operates to allow different data streams to use different byte channels simultaneously. Thus the byte sliced multimedia bus allows different peripherals to share the bus simultaneously. The byte slicing logic thus may assign one data stream to a subset of the total byte lanes on the multimedia bus, and fill the unused byte lanes with another data stream. The computer system of the present invention thus provides much greater performance for real-time applications than prior systems.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.