Electronic computer memory system having multiple width, high speed communication buffer
US5890215A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 12, 1994 |
| Grant date | Mar 30, 1999 |
| Priority date | — |
| Expiry date | Sep 12, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0897
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An electronic computer memory system has first and second intermediate memory levels for use between a central processing unit and a main memory level. One or more buffer arrays have two sets of bus lines. A first set of buffer array bus lines communicates with associated bus lines of the first and second intermediate memory arrays. The second set of buffer array bus lines contains a number of bus lines less than the number of bus lines in the first memory array. By providing one or more buffers with two sets of bus lines, data can be transferred between the main memory level and the buffer or one intermediate memory level while data in the other intermediate memory level is operated on by a the central processing unit. By providing the buffer with one set of bus lines equal to the number of bus lines of the first and second intermediate memory arrays, high speed data transfer between the intermediate memory arrays can be achieved.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.