Floating gate FPGA cell with counter-doped select device
US5894148A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 9, 1996 |
| Grant date | Apr 13, 1999 |
| Priority date | — |
| Expiry date | Aug 9, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/685
Abstract
The present invention provides for an improved EPROM transistor cell which forms the programming portion of the programmable interconnect interconnect of an FPGA integrated circuit, and a method of manufacturing the EPROM cell. The EPROM cell has a floating gate disposed over a P region of the substrate. Aligned with one edge of the floating gate and at the surface of the substrate is a lightly doped P- region; on the opposite edge of the floating gate is a heavily doped N+ region. A control gate lies over the P-, P substrate and over the N+ region. N+ regions are formed at the opposite edges of the control gate. One N+ region is contiguous to the P- region and forms the source of the EPROM cell and the other N+ region is connected to the N+ region under the control gate and forms the drain of the EPROM cell. This structure allows for easy process control of the V.sub.T of the access transistor formed by the control gate and the P- surface, and of the space charge region formed by the P substrate and the N+ drain of the EPROM cell.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.