Method to form stacked-Si gate pMOSFETs with elevated and extended S/D junction
US5902125A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Dec 29, 1997 |
| Grant date | May 11, 1999 |
| Priority date | — |
| Expiry date | Dec 29, 2017 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S438/952
Abstract
The method includes forming a gate oxide on a substrate. A stacked-amorphous-silicon (SAS) layer is then formed on the gate oxide. An anti-reflective coating (ARC) layer is formed on the SAS layer. Next, a gate structure is patterned by etching. A silicon oxynitride layer is formed on the substrate, and covered the gate structure. A BSG sidewall spacers are formed on the side walls of the gate structure. A selective epitaxial silicon is grown on the substrate by using ultra high vacuum chemical vapor deposition. Then, an ARC layer is removed to expose the top of the SAS layer. Then, a blanket ion implantation is carried out to implant p type dopant into the SAS layer, the epitaxial silicon and silicon substrate. A SALICIDE layer, a polycide layer are respectively formed on the SAS layer and the epitaxial silicon. Further, the extended source and drain are formed in the step. A thick oxide layer is formed over the substrate and gate structure for isolation. Then, contact holes are generated in the oxide layer. Next, a metallization is carried out to form electrically connecting structure over the contact holes.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.