Semiconductor memory and process of operating the same
US5910911A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 27, 1996 |
| Grant date | Jun 8, 1999 |
| Priority date | — |
| Expiry date | Dec 27, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/22
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Disclosed is a semiconductor memory having memory cells, each containing a selection transistor and a capacitor using a ferroelectric film, which memory can be operated in both volatile and nonvolatile modes (e.g., a shadow RAM). A common plate electrode is used for the capacitors of the plurality of memory cells, and this common plate electrode is held at a fixed (constant) voltage. The memory has two data lines for each memory cell, and a sense amplifier connected between the two data lines. Volatile or nonvolatile operation is established depending on the voltage applied to the amplifier. The voltage applied to the amplifier is increased and the ferroelectric capacitor is completely polarized to write nonvolatile information; to write volatile information, this voltage is decreased and polarization reversal is minimized. The memory can have a mode switching circuit which changes the power supply voltage to the amplifier, to change mode of operation between volatile and nonvolatile modes, and an internal voltage generator to generate voltages, inter alia, for read and write in both the volatile and nonvolatile modes of operation. The memory performs store and recall operations at…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.