Programmable cache including a non-lockable data way and a lockable data way configured to lock real-time data
US5913224A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Feb 26, 1997 |
| Grant date | Jun 15, 1999 |
| Priority date | — |
| Expiry date | Feb 26, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/126
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computer system is disclosed which provides for execution of real-time code from cache memory. A cache management unit provides the real-time code to the cache memory from system memory upon a initiation of a read operation by a processor. Once in cache memory, the processor executes the real-time code from cache memory instead of system memory. The cache management unit detects read hits to cache each time the processor requests an instruction of code that is stored in the cache memory. Lock bits associated with each line of cache lock the contents of the line preventing the line from being overwritten under normal cache operation in which the least most recently used cached data is replaced by presently accessed data. Alternatively, one of a plurality of cache data ways may be dedicated to storing real-time code. Real-time code stored in the dedicated data way is not replaceable and thus is locked.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.