Single-phase edge-triggered dual-rail dynamic flip-flop
US5920218A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 19, 1996 |
| Grant date | Jul 6, 1999 |
| Priority date | — |
| Expiry date | Sep 19, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K3/356121
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A single phase edge-triggered dual-rail dynamic flip-flop circuit for use with dynamic logic gates includes an input stage, precharge stage and buffer. The input stage is coupled to receive a data-input signal and a clock signal. During the precharge phase, the input stage provides an output signal that is the complement of the data input signal. When the data input signal is provided by a dynamic logic gate, the input stage output signal is precharged to a logic high level. During the evaluation phase, the input stage generates an output signal that either remains at a logic high level or else transitions from high-to-low. The precharge stage receives the output signal from the input stage and the clock signal. During the precharge phase, the precharge stage generates a logic high level output signal independently of the signal received from the input stage. However, the logic high level signal from the input stage turns on hard a n-channel transistor in the precharge stage, which minimizes the delay through the precharge stage during the evaluation phase. During the evaluation phase, the precharge stage outputs the complement of the output signal received from the input stage. Th…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.