Dynamic scheduler for time multiplexed serial bus
US5933611A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 23, 1997 |
| Grant date | Aug 3, 1999 |
| Priority date | — |
| Expiry date | Jun 23, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/385
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Method and apparatus for improving bus utilization on a bus having a tiered topology, by estimating the worst-case transaction duration time for executing a transaction. The sum of three delays D.sub.fixed, D.sub.data and D.sub.hub.sbsb.--.sub.depth, is detemined, where D.sub.fixed is a delay component which can depend on the transmission duration type of the transaction, as well as other fixed delays; D.sub.data is a delay component which depends on a number N.sub.bytes of bytes to be transmitted for the transaction, and D.sub.hub.sbsb.--.sub.depth is a delay component which depends (in one aspect) on the actual maximum hub depth in the bus topology, or which depends (in another aspect) on the actual hub depth of the target device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.