Method and apparatus for controlling memory address hold time
US5940337A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 23, 1997 |
| Grant date | Aug 17, 1999 |
| Priority date | — |
| Expiry date | Oct 23, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C8/06
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A self timed memory address control circuit is described. A Y address signal is pre-decoded and then latched. Address transition detection circuits coupled to X and Y address lines output a pulse to an equalization circuit whenever one of the corresponding address signals change. The WEB address detection circuit outputs a pulse when the WEB signal switches high. When the equalization circuit receives one of these pulses it generates an output pulse to an equalization transistor that is coupled between two local I/O bus lines. The equalization circuit output pulse turns on this transistor to equalize the local I/O bus lines so as to prevent data from being written with them. The equalization circuit also outputs a pulse to a clock generator circuit. The clock generator circuit generates a clock signal which clocks the latch. This causes the latch to couple the pre-decoded output signals to a decoder. The decoder then combines the pre-decoded address signals with other control signals. The decoder then activates the appropriate column select lines. Shortly thereafter the equalization pulse switches low, and a write pulse signal switches high to write data into the selected memory ce…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.