Efficient self-timed marking of lengthy variable length instructions
US5941982A · kind A · utility
8Cited by
4References
18Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 23, 1997 |
| Grant date | Aug 24, 1999 |
| Priority date | — |
| Expiry date | Dec 23, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3816
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A self-timed instruction marking circuit includes a long instruction processing system to divide long instruction processing between two columns of the instruction marking circuit. Length decoders are interconnected across columns to signal the presence and length of long instructions. Self-timed marking can continue without alteration. The number of connections required by the instruction marking circuit are reduced. The marking process can be optimized to efficiently process all instructions by setting the definition of a long instruction such that commonly executed instructions are not included.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.