Method for programming complex PLD having more than one function block type
US5963048A · kind A · utility
163Cited by
21References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 12, 1997 |
| Grant date | Oct 5, 1999 |
| Priority date | — |
| Expiry date | Mar 12, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/34
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method for programming programmable logic devices (PLDs) having multiple function block types to implement a logic function, whereby the logic function is mapped into one of the function block types before being mapped into the remaining function block types. In one embodiment, a PLD containing both "fast" function blocks (FFBs) and "high density" function blocks (HDFBs) are programmed such that the FFBs are programmed prior to the HDFBs. This method maximizes the overall speed of an implemented logic function.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.