Silicided shallow junction transistor formation and structure with high and low breakdown voltages
US5973372A · kind A · utility
Inventors
Key dates
| Filing date | Dec 6, 1997 |
| Grant date | Oct 26, 1999 |
| Priority date | — |
| Expiry date | Dec 6, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/0223
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A method, and structure resulting therefrom, of forming a metal silicide at a shallow junction in a single crystal substrate without encroaching on the shallow junction by forming a metal layer on the substrate over the junction followed by forming a layer of a silicon material which reacts with the metal faster than the silicon in the single crystal substrate. Titanium is the preferred metal and amorphous silicon is the preferred silicon layer and is of a thickness to react with all of the titanium. The two layers are rapid thermal annealed to form titanium silicide. A second rapid thermal anneal is performed which converts the majority of the C49 phase of the titanium silicide to a less resistive and more conductive C54 phase and causes a silicon epitaxial layer to form between silicon substrate and the titanium silicide.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.