Divided bit line system for non-volatile memory devices
US5973961A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 15, 1998 |
| Grant date | Oct 26, 1999 |
| Priority date | — |
| Expiry date | Jan 15, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C16/10
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A sub-bit line architecture for non-volatile memory devices. Four sub-bit lines are coupled to each main bit line. The sub-bit lines are approximately one half the length of the main bit lines in each sector. This sub-bit line length provides low parasitic capacitance and high signal integrity. Each sub-bit line is coupled to a main bit line through a select transistor. A column latch is coupled to each main bit line to provide program data. Data is programmed to the memory array in a page program mode. In page program mode, the selected sub-bit line applies a programming voltage to the memory cell transistor drain terminals. The drain voltage is applied to all of the memory cell transistor drains coupled to the selected sub-bit line. Since the sub-bit lines are only half the length of the main bit lines in each sector, the number of memory cell transistors coupled to each sub-bit line is about half the number coupled to sub-bit lines that are the length of the main bit line. As a result, the number of times memory cell transistors are disturbed due to increases in drain voltage caused by the sub-bit line being selected is reduced. A further advantage of the present invention is th…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.