Efficient built-in self test for embedded memories with differing address spaces
US5974579A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 3, 1996 |
| Grant date | Oct 26, 1999 |
| Priority date | — |
| Expiry date | Sep 3, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/28
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A built-in self test (BIST) circuit for an integrated circuit tests one or more embedded memories by writing data to each memory address, reading it back out, and then comparing the input and output data to see if they match. The BIST circuit includes one or more data generators for supplying a sequence of data to be written to the various addresses of each memory and one or more identical address generators, each for supplying addresses to a separate embedded memory during read and write operations. Though the memories may have differently sized address spaces, all address generators generate a similar address sequence having a range of address values as large or larger than the address space of the largest memory. During each memory write cycle, a separate filter checks the address output of each address generator to determine whether the address is within the address space of the corresponding memory. If so, the BIST circuit writes the current data output of a data generator to that address of the memory. If not, the BIST circuit ignores the current address and data outputs of the address and data generators and repeats the write operation it performed during a next preceding me…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.