Reduced mask CMOS salicided process
US5989950A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jan 26, 1998 |
| Grant date | Nov 23, 1999 |
| Priority date | — |
| Expiry date | Jan 26, 2018 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D84/0177
Abstract
The present invention includes forming an oxide layer, nitride on a substrate. An ion implantation is performed. A LPD-oxide is formed on P well. Subsequently, an ion implantation to dope phosphorus into the substrate to form N well. Then, the LPD-oxide is removed. The oxide layer and the silicon nitride layer are respectively removed. Subsequently, a thin gate oxide is regrown on the surface of the substrate. A polysilicon layers, a second nitride are deposited on the oxide layer. Polysilicon gates are patterned. An ion implantation is carried out to implant arsenic into the P well. A thin LPD-oxide is forged along the surface of the gate, the substrate on the P well. A thermal anneal process is used to condense the LPD-oxide. Simultaneously, an ultra thin silicon oxynitride layer is formed on the surface of N well. Next, BSG side wall spacers are formed on the side walls of the gates. The silicon nitride layer is removed. Self-align silicide (SALICIDE), polycide are respectively formed on the exposed substrate, gates. Then, an ion implantation is performed. Then, another ion implantation is next used. Finally, ultra shallow junction source and drain are formed adjacent to the gat…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.