Flip chip circuit arrangement with redistribution layer that minimizes crosstalk
US5994766A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 21, 1998 |
| Grant date | Nov 30, 1999 |
| Priority date | — |
| Expiry date | Sep 21, 2018 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/3025
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A circuit arrangement for a flip chip utilizes fixed potential shield traces between various signal traces in a redistribution layer to decrease coupling impedances and crosstalk within the layer. In particular, by orienting a fixed potential shield trace between a pair of signal traces and/or between a pair of differential trace pairs, capacitive coupling between the traces is greatly reduced, thereby permitting the signal traces to be routed closer to one another than would be possible if the shield trace was omitted. Often, minimum line width and spacing design rules may be met to ensure maximum circuit density for the redistribution layer and the associated device interconnections, and without concern for excessive adverse effects due to capacitive coupling between traces in the redistribution layer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.