Process of testing integrated circuit dies on a wafer
US6046600A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 31, 1996 |
| Grant date | Apr 4, 2000 |
| Priority date | — |
| Expiry date | Oct 31, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/318505
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A semiconductor wafer has integrated circuit dies formed in an array of rows and columns. Selector circuits occur in the areas between the dies and are electrically connected to the individual dies for selecting between a functional mode and a bypass mode for testing. Probe areas are formed on the periphery of the wafer for accepting probe pins without contacting the bond pads of the dies. The dies and selector circuits are electrically connected to the probe areas for conducting electrical testing of the dies. The testing occurs by selecting only one die in a particular row and column and maintaining the remaining dies in a standby mode.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.