Embedded static random access memory for field programmable gate array
US6049487A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 16, 1998 |
| Grant date | Apr 11, 2000 |
| Priority date | — |
| Expiry date | Mar 16, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/2289
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A dual ported (simultaneous read/write) SRAM block with an additional load port that interacts with the circuitry employed in the loading and testing of the configuration data of the FPGA core is disclosed. Each SRAM block contains circuits in both the read port and the write port that permit the SRAM blocks to be connected into deeper and wider configurations by without any additional logic as required by the prior art. An address collision detector is provided such that when both read and write ports in the SRAM block access the same address simultaneously a choice between the data being read can be made between the data presently in the SRAM block or the new data being written to the SRAM block.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.