Enhanced register array accessible by both a system microprocessor and a wavetable audio synthesizer
US6058066A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 25, 1998 |
| Grant date | May 2, 2000 |
| Priority date | — |
| Expiry date | Sep 25, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG10H2250/611
- WIPO fieldOther consumer goods
- WIPO sectorOther fields
Abstract
A register array accessible by both a system microprocessor and a digital signal processor of a PC audio circuit, comprising: (i) a random access memory (RAM) having a first port connected to a digital signal processor input/output port, and a second port connected to a RAM input/output port; (ii) a register data port connected to the RAM input/output port and having a connection to a register data bus; (iii) timing circuitry for timing the register array operations; (iv) row and column select circuitry for respectively selecting rows and columns in said RAM; and (v) an input/output channel ready signal line connected to said timing circuitry. The RAM includes a plurality of edge bits each of which stores a value indicating whether processing of a row of data values stored in said RAM is active or inactive. The system microprocessor is disabled from accessing the RAM whenever the RAM is not idle or the microprocessor seeks to access a row of the RAM currently subject to access by the digital signal processor. If the microprocessor is disabled from writing data to the RAM, the data may be temporarily stored in the register data port until the microprocessor's access is enabled.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.