Multiple data clock activation with programmable delay for use in multiple CAS latency memory devices
US6061296A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 17, 1998 |
| Grant date | May 9, 2000 |
| Priority date | — |
| Expiry date | Aug 17, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/1072
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A timing scheme for multiple data clock activation with programmable delay for use in accessing a multiple CAS latency memory device. A multi-stage data propagation path is used to propagate a bit being accessed from a memory array of the device to an output line. Timing signals are generated so that in a CAS latency three mode, the timing signal that activates the next to last stage of the propagation path is triggered by an output clock signal that activates the last stage of the propagation path so that pulse from the output clock signal does not overlap with pulses of the timing signal that activates the previous stage. This timing scheme ensures the data lines feeding the last stage are not being restored while the last stage is sensing these data lines. A programmable delay circuit is used to adjust the timing of the output clock signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.