Method and apparatus for congestion driven placement
US6070108A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 6, 1997 |
| Grant date | May 30, 2000 |
| Priority date | — |
| Expiry date | Aug 6, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/392
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Integrated circuit chips (IC's) require proper placement of many cells (groups of circuit components) and complex routing of wires to connect the pins of the cells. Because of the large number of the cells and the complex connections required, it is essential that wire routine be done correctly to avoid any congestion of wires. Placement of the cells and the routing of the wires to avoid congestion can be accomplished by determining congestion of various regions of the IC's after an initial placement of the cells and routing of the wires. The present invention discloses a method and apparatus to determine the congestion of the regions and a technique to increase the fictive heights (or, the "working height", or the "working size") of the cells for repeating the placement of the cells if the current placement and routing leads to congestion. The present invention provides for a method of defining regions and line segment. Then, each segment is analyzed to determine the ratio of the wire density of the segment to the wire capacity of the segment. If the ratio is greater than a predetermined value, then the fictive heights of the cells of the affected regions are increased and the pla…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.