Area efficient global row redundancy scheme for DRAM
US6101138A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 22, 1999 |
| Grant date | Aug 8, 2000 |
| Priority date | — |
| Expiry date | Jul 22, 2019 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/808
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In this invention a global row redundancy scheme for a DRAM is described which effectively uses the resources of the chip to produce an area efficient design. The DRAM is constructed from two types of memory blocks, one that has a redundant cell array and one that does not. Both memory block types contain a memory cell array and bit line sense amplifiers. The bit line sense amplifiers, contained on the block with the redundant cell array, are shared with the memory cell array also contained in the block, and thus eliminating the need for sense amplifiers for use only with the redundant cell array. Although, every block could contain a redundant cell array, only one or two blocks with the redundant cell array are normally used. In the global row redundancy scheme repair can be made to any row containing a failed memory cell located in any memory block by using any unused rows in any redundant cell array, and in doing so provides a maximum effectiveness in repairing DRAM's that provides the opportunity to maximize yield.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.