Logic analysis subsystem in a time-sliced emulator

US6141636A · kind A · utility

Assignee

• Quickturn Design Systems, Inc. · US

Inventors

• Tony R. Sarno · Scotts Valley, US
• Ingo Schaefer · Hamburg, DE
• John E. Chilton · Soquel, US
• Mark S. Papamarcos · San Jose, US
• Bernard Y. Chan · Fremont, US
• Michael C. Tsou · Los Altos, US

Key dates

• Filing date: Mar 31, 1997
• Grant date: Oct 31, 2000
• Expiry date: Mar 31, 2017

Classification

• Technology area (CPC G): Physics
• CPC primary: G06F11/3466
• WIPO field: Computer technology
• WIPO sector: Electrical engineering

Abstract

A logic analysis subsystem in a time-sliced emulator. The logic analysis subsystem "reconstructs" signals that were previously reduced by the compiler and allows the user to set breakpoints and triggers using these and other signals of the emulated circuit. The present invention includes a "logic analysis subsystem compiler" and "logic analysis subsystem hardware." The logic analysis subsystem compiler is either a subpart of the regular emulator compiler or is a standalone compiler. It compiles the design to be emulated and generates control instructions for the logic analysis subsystem hardware. The logic analysis subsystem hardware is incorporated into the time-sliced emulator to receive signals generated by the emulator during emulation. When the logic analysis subsystem operates, the control instructions cause the logic analysis subsystem to reconstruct previously reduced signals received from the emulator. These signals (along with the signals received from the emulator) may be used by the user to set breakpoints and triggers in the logic analysis subsystem.