Single poly non-volatile memory having a PMOS write path and an NMOS read path

US6166954A · kind A · utility

Assignee

• Programmable Microelectronics Corporation · US

Inventor

• Geeing-Chuan Chern · Cupertino, US

Key dates

• Filing date: Jul 14, 1999
• Grant date: Dec 26, 2000
• Expiry date: Jul 14, 2019

Classification

• Technology area (CPC G): Physics
• CPC primary: G11C2216/10

Abstract

A single-poly, floating gate memory cell includes a PMOS write and an NMOS read path. The memory cell's write path includes a PMOS half-transistor coupled in series with a PMOS write select transistor. The PMOS half-transistor serves as a storage element and includes a P+ drain region, a polysilicon floating gate, and a buried control gate. The read path includes an NMOS read transistor coupled in series with an NMOS read select transistor, where the floating gate of the PMOS half-transistor programming element serves as the gate of the NMOS read transistor. The memory cell is programmed along the PMOS write path by injecting electrons from a P-channel region of the PMOS half-transistor into the floating gate, and is read along the NMOS read path by conducting a channel current through an N-channel region of the NMOS read transistor.