Bus bridge that provides selection of optimum timing speed for transactions
US6240480A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 7, 1998 |
| Grant date | May 29, 2001 |
| Priority date | — |
| Expiry date | May 7, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/404
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An improved bus bridge in a computer system for connecting a first data bus and a second data bus, said bus bridge having means for connecting said first and second buses, means for receiving an address representing a transaction on said first bus, means for decoding said address, means for claiming the transaction on said first bus corresponding to said address, and means for passing said transaction to said second bus, wherein the improvement comprises: (a) means for determining if said address decodes into one of a plurality of address ranges programmed in said bridge device; (b) means for determining a timing speed for the transaction corresponding to said address in accordance with the address range for said address; and (d) means for asserting a signal for claiming the transaction at said determined timing speed.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.