Memory address generator capable of row-major and column-major sweeps
US6298429A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 12, 2000 |
| Grant date | Oct 2, 2001 |
| Priority date | — |
| Expiry date | Sep 12, 2020 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C8/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An improved method and structure for generating addresses of a memory array facilitates the testing of a memory cell by generating the address of any adjacent memory cell to the memory cell under test. The address generation provides for movement to any adjacent memory cell, in any direction, including north, south, east, west, northeast, northwest, southeast, and southwest. The address of any memory cell, even the address of a non-adjacent memory cell, may be selectively generated by defining a current memory address, choosing one or more modes by which increment-generated, decrement-generated, or combination increment/decrement addresses that define a next memory address are generated, and generating the row address and the column address of the next memory address in accordance with interdependent row carry-out and column carry-out operations.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.