Method of testing at-speed circuits having asynchronous clocks and controller for use therewith
US6327684A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 11, 1999 |
| Grant date | Dec 4, 2001 |
| Priority date | — |
| Expiry date | May 11, 2019 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/318594
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A method of testing the core logic in a digital system, the method having a sequence of test operations including a shift-in operation in which a test stimulus is shifted into scanable memory elements in the core logic, a capture operation in which data in the memory elements is captured, and a shift-out operation in which captured data is shifted out of the core logic for analysis, comprises the improvement of, for each the test operation, concurrently enabling the domain clock of each clock domain in the core logic at the beginning of each test operation, performing the test operation in each domain and disabling the domain clock at the end of each test operation in each domain. The method allows all of the clock domains, including signal paths which traverse domain boundaries and/or have multi-cycle paths to be tested concurrently and at their respective functional clock rate of each clock.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.