Digital signal processor/known good die packaging using rerouted existing package for test and burn-in carriers
US6335226B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 9, 2000 |
| Grant date | Jan 1, 2002 |
| Priority date | — |
| Expiry date | Feb 9, 2020 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/15312
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A package for a semiconductor die having a header with a cavity. The cavity includes a floor, sidewalls and a plurality of vertically spaced apart rows along the cavity sidewalls, each row including a plurality of spaced apart bond fingers. An electrically insulating membrane, preferably silicon, is disposed over the floor of the cavity, the membrane including a plurality of bumps, a plurality of peripherally located membrane bond pads and an interconnect from each of the bumps to a membrane bond pad. Bond wires are connected between the membrane bond pads and the bond fingers on the plurality of rows. A semiconductor die is provided having a plurality of bond pads, each bond pad contacting one of the bumps on the membrane. The header includes a plurality of alternating layers of electrically conducting material and electrically insulating material, the bond fingers on the header each being coupled to one of the layers of electrically conducting material. Each layer of electrically conducting material can include a plurality of spaced apart interconnect lines, each line coupled to one of the bond fingers. The package can include an electrical conductor interconnecting the electrica…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.