Redundant scheme for CAMRAM memory array
US6385071B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | May 21, 2001 |
| Grant date | May 7, 2002 |
| Priority date | — |
| Expiry date | May 21, 2021 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C15/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A content addressable memory (CAM) structure and method that provides a redundant scheme for an ASIC. The scheme comprises a CAM comparative means for bypassing normal encoders, including a fuse structure having a fuse address list and a “CAM row compare” structure. Redundancy is provided in “CAM Search Read” and “CAM Search Read and RAM Read” operations. Normal CAM memory address rows and redundant replacement CAM memory address rows are provided for bank addresses. A miss logic is provided for detecting a bank address miss and generating a responsive miss signal, and an “address out” logic is also provided to pass only one of a generated normal CAM memory address row, redundant replacement address row or miss signal in a bank. The method and structure can support different address sizes and different cache sizes.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.