Switching speed improvement in DMO by implanting lightly doped region under gate
US6426260B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Sep 5, 2000 |
| Grant date | Jul 30, 2002 |
| Priority date | — |
| Expiry date | Sep 5, 2020 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D62/157
Abstract
The preset invention discloses an improved method for fabricating a MOSFET transistor on a substrate to improve the device ruggedness. The fabrication method includes the steps of: (a) forming an epi-layer of a first conductivity type as a drain region on the substrate and then growing an gate oxide layer over the epi-layer; (b) depositing an overlaying polysilicon layer thereon and applying a polysilicon mask for etching the polysilicon layer to define a plurality of polysilicon gates; (c) removing the polysilicon mask and then carrying out a body implant of a second conductivity type followed by performing a body diffusion for forming a plurality of body regions; (d) performing a high-energy body-conductivity-type-dopant implant, eg., boron implant, to form a plurality of shallow low-concentration regions of source-conductivity-type, e.g., n-regions, under each of e gates. A DMOS power device with improved switching speed is provided with reduced gate-to-drain capacitance without causing an increase in either the on-resistance of the threshold voltage.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.