Dynamic substrate-coupled electrostatic discharging protection circuit
US6479872B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 28, 1998 |
| Grant date | Nov 12, 2002 |
| Priority date | — |
| Expiry date | Dec 28, 2018 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D89/811
Abstract
A dynamic source coupled ESD protection circuit that dissipates an ESD voltage coupled to an electrical contact pad to protect internal circuits on an integrated circuits chip is described. The ESD protection circuit lowers the snapback voltage of the ESD protection circuit to allow a thinner gate oxide within the internal circuits of the integrated circuit chip. The dynamic substrate coupled electrostatic discharge protection circuit consists of a gated MOS transistor, a capacitor, and a resistor. The gated MOS transistor has a drain region connected to the electrical contact pad. The gate and source are connected to a power supply voltage source. The power supply voltage source will either be a substrate biasing voltage or ground reference point for a gated NMOS transistor. The power supply voltage source will be the power supply voltage source VDD for the gated PMOS transistor. The capacitor has a first plate connected to the electrical contact pad, and a second plate connected to said substrate bulk region of the MOS transistor. The resistor is a polycrystalline silicon resistor that is connected between the second plate of the capacitor and the power supply voltage source.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.